



## PATENT ABSTRACTS OF JAPAN

(11) Publication number: **05109268 A**(43) Date of publication of application: **30.04.93**


(51) Int. Cl.

**G11C 11/406**(21) Application number: **03264802**(71) Applicant: **SHARP CORP**(22) Date of filing: **14.10.91**(72) Inventor: **MITSUMOTO TOSHIO****(54) DYNAMIC TYPE SEMICONDUCTOR MEMORY****(57) Abstract:**

**PURPOSE:** To reduce power consumption by providing a individual refresh period setting means at every memory sub array.

**CONSTITUTION:** Respective memory sub arrays 1-4 are refreshed respectively by a refresh control circuit 5. The circuit 5 is a circuit generating the address for refreshing successively, selecting a word line and simultaneously refreshing by writing back again the stored data read from a memory cell connected to every word line. Further, the circuit 5 decides refresh periods  $T_1$ - $T_4$  so as to be satisfied with a relation 1 based on the refresh periods  $TA_1$ - $TA_4$  set by a refresh period setting circuit 6 and executes the refreshing operation of the arrays 1-4 with different periods based on these periods. Thus, the refresh period is set individually, since the array except the array having the longest refresh period unnecessitates an excess refresh operation, the power consumption is reduced.

COPYRIGHT: (C)1993,JPO&amp;Japio



$$\left\{ \begin{array}{l} T_1 \leq TA_1 \\ T_2 \leq TA_2 \\ T_3 \leq TA_3 \\ T_4 \leq TA_4 \end{array} \right.$$